A Self-Test of Dynamically Reconfigurable Processors with Test Frames

نویسندگان

  • Tomoo Inoue
  • Takashi Fujii
  • Hideyuki Ichihara
چکیده

This paper proposes a self-test method of coarse grain dynamically reconfigurable processors (DRPs) without hardware overhead. In the method, processor elements (PEs) compose a test frame, which consists of test pattern generators (TPGs), processor elements under test (PEUTs) and response analyzers (RAs), while testing themselves one another by changing test frames appropriately. We design several test frames with different structures, and discuss the relationship of the structures to the numbers of contexts and test frames for testing all the functions of PEs. A case study shows that there exists an optimal test frame which minimizes the test application time under a constraint. key words: dynamically reconfigurable processors, self-test, optimal contexts, test application time, test frames

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Configuration with Self-Configured Datapath: A High Speed Configuration Method for Dynamically Reconfigurable Processors

Configuration with Self-configured Data Path (CSDP) is a high speed configuration data loading method for Dynamically Reconfigurable Processors (DRPs). By using a prepared configuration data, a network for computation in DRPs can be used as a configuration data path when the computation is stalled and the controller requires the configuration data transfer. Design and implementation of a DRP ca...

متن کامل

Online Self-Test Wrapper for Runtime- Reconfigurable Systems

Reconfigurable Systems-on-a-Chip (SoC) architectures consist of microprocessors and Field Programmable Gate Arrays (FPGAs). In order to implement runtime reconfigurable systems, these SoC devices combine the ease of programmability and the flexibility that FPGAs provide. One representative of these is the new Xilinx Zynq-7000 Extensible Processing Platform (EPP), which integrates a dual-core AR...

متن کامل

Improved dependability for dynamically reconfigurable hardware: Restoration of the reliability index via replication and error correction

Fault-tolerant (FT) architectures based on classic spatial and temporal redundancy are used in an increasing number of applications. However, the hardware platforms underlying modern highreliability systems have little resemblance to those that were common when such architectures were devised. The earlier fault models are not necessarily out-of-date (e.g. stuck-at faults still play an important...

متن کامل

The RaT technique for concurrent test of dynamically reconfigurable hardware

A new class of FPGAs that enable partial and dynamic reconfiguration has been recently introduced into the market, opening exciting possibilities for dynamically reconfigurable hardware systems. While enabling concurrent reconfiguration without disturbing system operation, this technology also raises a new test challenge: the reconfiguration process can activate faults which would otherwise not...

متن کامل

Acceleration of Optical-Flow Extraction Using Dynamically Reconfigurable ALU Arrays

An effective way to implement image processing applications is to use embedded processors with dynamically reconfigurable accelerator cores. The processing speed of these processors are not only depends on the parallelism, but also depend on the local memory utilization since the local memories are much faster than the global memory. In this paper, we accelerate the optical-flow extraction algo...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IEICE Transactions

دوره 91-D  شماره 

صفحات  -

تاریخ انتشار 2008